

COVER PAGE

IGRVT-50 Payload EE

Schematic

Version: 1.0.0



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: CoverPage.SchDoc

Sheet 1 of 14

Checked by: BAO BUI

Document No: 1


Size: A3

Approved by: VU PHAM


Revision: 1.0.0

Date: 7/3/2026


eFuse_Transducer



eFUSE_OBC



eFUSE_MCU



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: eFuse.SchDoc

Sheet 2 of 14

Checked by: BAO BUI

Document No: 2


Size: A3

Approved by: VU PHAM


Revision: 1.0.0

Date: 7/9/2026

BUCK_TRANS




BUCK_MCU








Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: Buck 5V.SchDoc	Sheet 3 of 14
Checked by: BAO BUI	Document No: 3	Size: A3
Approved by: VU PHAM	Revision: 1.0.0	Date: 7/7/2026

BUCK-BOOST_TRANS




Project: DAL_PDU	Sub-system: IGRVT-50		
Design by: KIEN HOANG	Sheet title: Buck-Boost 5-12V.SchDoc Sheet 4 of 14		
Checked by: BAO BUI	Document No: 4	Size: A3	
Approved by: VU PHAM	Revision: *	Date: 7/9/2026	

MCU



Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: MCU.SchDoc	Sheet 5 of 14
Checked by: BAO BUI	Document No: 5	Size: A3
Approved by: VU PHAM	Revision: *	Date: 7/9/2026

CAN



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: CAN.SchDoc

Sheet 6 of 14

Checked by: BAO BUI

Document No: 6


Size: A3

Approved by: VU PHAM

Revision: *


Date: 7/9/2026

RS485




Project: DAL_PDU		Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: RS485.SchDoc	Sheet 7 of 14	
Checked by: BAO BUI	Document No: 7	Size: A3	
Approved by: VU PHAM	Revision: *	Date: 7/9/2026	

POWER_MONITORING




Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: PowerMonitor.SchDoc	Sheet 8 of 14
Checked by: BAO BUI	Document No: 8	Size: A3
Approved by: VU PHAM	Revision: *	Date: 7/7/2026

TEMP



Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: TemperatureSensor.SchDoc	Sheet 9 of 14
Checked by: BAO BUI	Document No: 9	Size: A3
Approved by: VU PHAM	Revision: *	Date: 7/7/2026



Project: BEE-PC1		Sub-system: NANORACK_EXP_CONTROLLER	
Design by: SANG HUYNH	Sheet title: MAX232.SchDoc	Sheet 10 of 14	
Checked by: BAO BUI Q.	Document No: 10	Size: A3	
Approved by: VU PHAM	Revision: V1.2.2	Date: 7/9/2026	

1

2

3

4

A

A

B


B

C

C

D

D



Title		
Size	Number	Revision
A		
Date:	7/09/2026	Sheet of
File:	F:\WORKING\..\WatchDog.SchDoc	Drawn By:


1

2


3

4



LED_VOUT




LED_12V




LED_12V



LED_MCU



LED_FAULT



Project: BEE-PC1

Sub-system: NANORACK_EXP_CONTROLLER

Design by: SANG HUYNH

Sheet title: LED.SchDoc

Sheet 12 of 14

Checked by: BAO BUI Q.

Document No: 12

Size: A3


Approved by: VU PHAM

Revision: V1.2.2



Date: 7/9/2026

CONNECTOR


JTAG PCKIT4



PC104




RS232




UART


2 power 5V - cần xem lại dùng 3 pin rx/tx gnd



TEST +5V BUCK



TEST EFUSE



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: Connectors.SchDoc

Sheet 13 of 14

Checked by: BAO BUI

Document No: 13

Size: A3

Approved by: VU PHAM

Revision: *

Date: 7/9/2026

